Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Power supply - macro & top level

Status
Not open for further replies.

ee1

Full Member level 2
Full Member level 2
Joined
May 31, 2011
Messages
120
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Visit site
Activity points
2,036
Hi,
How should i connect my macro to power supply in top level?
should i create a power ring for the block in block level?
or just power strips will be enough?

I am working with Encounter.

Thanks!
 

Well that's depend of the power consumption of this module.
The voltage drop allowed.
 

Hi,
my question was regarding the implementation.
suppose i want to connect the hard macro in my top level without power ring aroung my macro, the way of doing this will be creating power strap in macro cell
till one metal lower than the top layer? and than connect the top layer power staps on top to the macro?
 

Yes that could be fine.
Your macro as his own power ring, like some memories have?
In this case you could connect to them?.
 

this is what you meant?
FPNNA PG.JPG
if so, how do i make top level "see" the macro power ring? i need to do somthing in macro level?
 

globalNetConnect name for the macro and top level power nets should be the same. After that use sroute will automatically connect these.
 

Hi yadavvlsi,
thanks for your answers.
I will create the power nets with the same globalNetConnect name or the macro and top level power nets.
regarding the picture i uploded - is this the way of doing this? does it mean i can't flip my macro in top level ?
 

You can't flip it with in the foundry guidelines. There are some constraints if technology is 45nm or below. If technology is 65nm or above you can flip it any way.
 

It is above 65nm .
But if i create the power ring as drawn in the picture it won't be a problem? just call the power nets with the same globalNetConnect name will be enough?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top