Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Power delay product discrepany

Status
Not open for further replies.

ksnf3000

Newbie level 3
Joined
Oct 21, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Activity points
1,302
Hi All,

I have a query w.r.t power-delay-product of a digital circuit. I am calculating the total power(in eldo) and then computing the delay between the output and input. However I see a difference in the delay values when I measure for the clk rise and fall. At clk rise its around 21.5 ps and for clk fall its 45.74 ps

Why this discrepancy? Also, the circuit is a simple DDSLL xor 2i input where clk is precharged when its 0 and evaluation takes place when its 1.

Thanks,
/ksnf3000
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top