Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Post layout simulation

Status
Not open for further replies.

crigri

Junior Member level 3
Joined
Dec 14, 2009
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,466
Hi all!

By now i finished the layout of a digital device using soc encounter. I imported the design (using DEF files) back to virtuoso where i did DRC & LVS. Both are clean.
Finally I have to simulate the layouted device but I really don't know how.

Can anyone tell how to proceed or post some usefull links/HowTo??

Thanks a lot
crigri
 

could you please tell me the tool you were using.
may be i can help you then.
 

Hi. I'm using cadence. It would br great to me to get some help.

:)
 

you should load the netlist and sdf file !
you use ncsim , right?
 

hi.

i just don't know how to import the sdf file and to perform the simulation. i can use ncsim or versim.

kind regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top