Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PMOS / NMOS output resistance

Status
Not open for further replies.
Surely you mean "at 5 or 10V for Vgs", not "Vds".

I was reading what you wrote - "Then I increased Vds to 6V, 7V, … 10V and monitored Id."

Did you mean Vds or Vgs?

For MOSFET, a linear region of operation is large Vgs, low Vds, not vice versa.
 

Just to align terminology.
MOSFET is in pentode region, also called saturation for high VDS > Vdsat = VGS-Vth
While in triode, also called linear for low VDS <Vdsat (so for high Vgs). It has opposite naming than for bipolar.
 

Just to align terminology.
MOSFET is in pentode region, also called saturation for high VDS > Vdsat = VGS-Vth
While in triode, also called linear for low VDS <Vdsat (so for high Vgs). It has opposite naming than for bipolar.

Yes, that's right - the terminology "saturation" and "linear" region for MOSFET is opposite to bipolar terminology, and that causes a lot of misunderstanding in communication.
 

OK, just to clarify the question of what I was trying to measure, here's the relevant graph, taken from a very old "CA3600E" (later renamed CD4007) data sheet.
It's the data in the red rectangle that I was interested in (Id = 1 mA, Vds = 5 to 10 V):

CA3600E.png


Now according to these curves, the output resistance of the PMOS device should actually be higher than that of the NMOS device (as the solid line shows the PMOS characteristics and it is visibly closer to a constant current source behaviour than the NMOS). So based on this data my measurement results make even less sense, unless, of course

(a) the CMOS technology has changed and these curves are no longer valid for newer variants of the chip, or
(b) the published data was incorrect and they mixed up the NMOS and PMOS curves.

However, that's the only data I was able to find. To be fair, I am somewhat suspicious of its validity because it suggests that Vgs corresponding to 1 mA drain current should be about 3.5 ... 3.7 V but I measured way lower than that, for the various devices I have it was about 2.7V ... 2.9V. Also, I measured higher transconductance values too (about 50% more than the data sheet suggests).

By the way, this prompts a further question to those of you who are familiar with the semiconductor manufacturing. Clearly there are some very old legacy devices that were designed in times when the technology was very different. Such as the CD4000 series. Now, 50 years after they were introduced, they are still being manufactured. Is it done still using the same old process? Or has the silicon actually changed and what I'm buying now is just a functional equivalent but actually made with an updated process?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top