Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

LDO with PMOS pass transistor fails at SF corner

melkord

Full Member level 3
Joined
May 18, 2018
Messages
151
Helped
0
Reputation
0
Reaction score
1
Trophy points
18
Activity points
1,767
Hello,

I am designing an LDO whose block diagram looks like the picture below.
The error amplifier is 5 transistor OTA with NMOS diff pair.
All the internal circuits are powered by the output voltage of this LDO, i.e., self powered, V4A and V4B are connected.

At SFF and SFS corners at Temp > 60 degC, the output voltage is pulled up very close to the unregulated VIN, around 4.4V.
I noticed the output of EA is pulled up as well, i.e., the output side PMOS of the PMOS current mirror active load of the OTA goes to triode region.
This makes the current mirror A turns off, but it seems that it is not enough to close the PMOS pass transistor enough.

Is there any thing that I can try to solve this?

1706745584778.png
 
Either your FET is oversized, your gate drive is failing to
approach the rail close enough to turn the channel off
as far as subthreshold slope will let it, or your models
are sandbagged to the point that a passing simulation
result for on/off current ratio cannot be had (reality
being a separate thing).

When your CAD group imposes "4-sigma models" on
a process that runs to 3 sigma limits, this kind of pain
awaits you.

In the past I have had to go as far as setting up MC
analysis of all the WAT devices' tests and documenting
the iterations where transistor fails WAT, and negotiate
with the customer and the downstream product & test
management that bulls!t does not need to be acted
upon. Developed a map-out method to skip offending
(i.e. fails-WAT) iterations and present the product
capability stats for wafer-acceptance-passing processing.

You might try a lighter weight version of same to see if
you are being unduly taxed. Find the foundry acceptance
limits for a device of known geometry, set up that device
& stimulus, run your corners and see whether the FET
would pass or fail. I'm guessing VT and subSlope but you
can look at leakage floor too.

What you will do with the information then depends on
who's got your back, and how many job offers you can
get quickly.
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top