Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PLL problem - SIG to COMP In phase between changes

Status
Not open for further replies.

carl

Newbie level 3
Joined
Jan 5, 2005
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
29
Phase lock loop problem

Hi, every one,

I designed one PLL with 4046, the VCO is set at 8MHz with a exter divider of 1024, and the filter is a simple lead-lag filter.

Now the problem is the frequecy is locked well, but the phase between the SIG and COMP In changes when I change the input freuqency.

I suppose I need to change the filter to an active filter to make a type 2 system, so that there is no steady phase error. Is this right?

thanks in advance
 

Phase lock loop problem

I seem to recall there are two phase comparators in the 4046 - one doesn't maintain the phase, the other will maintain zero degrees phase. Try the other one to the one you are currently using.

Keith.
 

    carl

    Points: 2
    Helpful Answer Positive Rating
Re: Phase lock loop problem

keith1200rs said:
I seem to recall there are two phase comparators in the 4046 - one doesn't maintain the phase, the other will maintain zero degrees phase. Try the other one to the one you are currently using.

Keith.

yes, there are three Phase Detector in 4046, and I used PC 1. The phase difference between the input signal and reference signal is 90 deg at the center frequency. But if I change the input frequency, the reference freqeucy change accordingly, only the phase is not 90 deg more.

Thanks for your advice, I will try the other Phase comparator.
 

Are you talking about a little phase error offset that is constant, or a big phase error that moves around if you breath on the circuit. In the later case, you should suspect that the PLL is not truly locked.

In the former case, yes, there is a small static phase error unless you have either an integrating op amp, or some sort of a charge pump to charge up a capacitor with the average voltage needed to maintain frequency lock. The problem is that that static phase error that keeps sending pulses to keep the VCO locked up also gives rise to big RF sideband spurs. To reduce the sideband spurs, you want the width of the phase error pulses to go to ~ zero. To do that, you need an integrator somewhere.

Rich
 
Last edited by a moderator:

    carl

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top