Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PLI - designing a test bench in C

Status
Not open for further replies.

Joyee

Junior Member level 3
Joined
May 26, 2001
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
185
Now, I would like to compose the testbench in C, however, my design is composed by Verilog. Therefore, who knows how to connect them together in the simulation? Does it need PLI? Additionally, who could kindly explain PLI in details?

Thanks in advance!
 

alledauser

Member level 1
Joined
May 16, 2001
Messages
40
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
287
As far as i know, you need to compose your testbench in verilog. However, you can code models in C, and bind them to the your simulator using PLI. PLI is defined in I*EE verilog std. You can also find lots of online resources and coding examples. Just try a simple search.
regards
 

Joyee

Junior Member level 3
Joined
May 26, 2001
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
185
Yes, I know. Did you try FPGA Advantage? I just want to compose the tester in C. And I will connect the tester and the UUT(Unit under Test). The whole entity should be called TEST BENCH, right? Therefore, I think your method is right.

Thank you!!
 

CatKing

Full Member level 3
Joined
Jun 5, 2001
Messages
157
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
1,129
Check the documents of M0d*lSim, you will find a lot of PLI references
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top