mohdfayez
Junior Member level 2
Hi guyz, the STA tool reports WNS and No. of violating paths. I'd like to know what are the other ways to correct the violating paths even if timing optimization fails in removing that path.
Q2: How can we calculate the delay of such violating path. If the delay consists of the gate delay and net delay then is it possible that we can manually remove the gates that have maximum delay?
Is the gate delay of each cell given in standard LEF?
help appreciated guys.
Q2: How can we calculate the delay of such violating path. If the delay consists of the gate delay and net delay then is it possible that we can manually remove the gates that have maximum delay?
Is the gate delay of each cell given in standard LEF?
help appreciated guys.