Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
technically, it belongs to both. however, you have to look at the rails of the cell and how it abuts with its neighbors. the assumption could be that the cell has one VDD rail in M1 while the other VDD is routed like a signal. if the rail-delivered VDD is HIGH, the cell lives in the HIGH domain.
There are different architectures though, so the information you need to find is in the user manual of the cell library you are using.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
