Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Place & Route: I don't understand why?

Status
Not open for further replies.
N

ngocthao

Member level 1
Joined
Sep 8, 2006
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,469
I have gate-level netlist.v and layout after run place&route, but I count block at layout different block at gate-level netlist. I don't understand why, anyone please help me. And what I must do to repair that...

Thanks
 

This can happen because your lef file may not be complete. The Macro lef of your design may be missing.
 

But I see lef file just rule for metal and via, not standard cell. May your idea is def file. Let me see...
Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top