Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pipeline problem- instuction No.4 was fetched

Status
Not open for further replies.

wini-1

Junior Member level 2
Joined
Mar 13, 2007
Messages
24
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Location
UAE
Activity points
1,458
Pipeline problem

Hi there:

In the picture attashed we see that the instuction No.4 was fetched at the 8th cycle if the brunch (IN instruction No.3) was not taken.
why the instruction No.4 did not fetshed at the 7th cycle like the case in which the brunsh is taken?

thanks for all.
 

Pipeline problem

I think BRANCH is being made in the time: "EX" of 3.
 

Pipeline problem

In cycle 7, it is decided whether to fetch the instruction if the branch is taken or not. So branch resolution takes cycles till cycle 7.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top