Pipeline ADC in 65nm CMOS

Status
Not open for further replies.

Puppet123

Full Member level 6
Joined
Apr 26, 2017
Messages
356
Helped
22
Reputation
44
Reaction score
21
Trophy points
18
Activity points
3,059
Hello,

I want to design Pipeline ADC in 65nm CMOS.

At this low voltage, what considerations should I use for the opamp ?

Would I have to use gain boosting to get the gain I need for say 10 bit operation ?

If anyone can provide guidance, or resources, please do.

Thank you.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…