Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Pipeline ADC in 65nm CMOS

Status
Not open for further replies.

Puppet123

Full Member level 6
Joined
Apr 26, 2017
Messages
341
Helped
21
Reputation
42
Reaction score
17
Trophy points
18
Activity points
2,960
Hello,

I want to design Pipeline ADC in 65nm CMOS.

At this low voltage, what considerations should I use for the opamp ?

Would I have to use gain boosting to get the gain I need for say 10 bit operation ?

If anyone can provide guidance, or resources, please do.

Thank you.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top