Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pin count exceeded in RC4 Analysis

Status
Not open for further replies.

shikharmakkar

Junior Member level 1
Joined
Apr 11, 2013
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,427
I am working on the hardware implementation of RC4 cipher and has written the code for it using ASM design methodology and the key and plain text are given by the user through two input ports of integers. After running Analysis and Synthesis, the device uses around 800 pins and Altera Quartus II Web Edition supports FPGA having max pins of around 520. What should I do? I tried using pin assignment but didn't understand it. While I run the compilation, it shows that only a few pins, around 300 drive logic. How can I remove the useless pins? I need to do this because I have to compare RC4 basic version with its other versions like RC4+.
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,275
Helped
14,226
Reputation
28,713
Reaction score
12,920
Trophy points
1,393
Location
Bochum, Germany
Activity points
279,560
How about shifting-in key and data serially?

I presume, you are not designing real hardware rather than testing synthesis of your RC4 design. Because no clearheaded hardware dessigner would connect several hundred signals through individual pins.
 

shikharmakkar

Junior Member level 1
Joined
Apr 11, 2013
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,427
Can you please explain key shifting? Yes, I am testing the hardware implementation for my university project and not synthesizing it on FPGA but for timing analysis, I need to reduce the pin count to around 500.
 

ads-ee

Super Moderator
Staff member
Joined
Sep 10, 2013
Messages
7,805
Helped
1,809
Reputation
3,628
Reaction score
1,768
Trophy points
1,393
Location
USA
Activity points
58,912
It might be worth taking virtual pins a step further and add the sources and probes megafunction to the design, then the OP can directly control the values on those "virtual pins" without having to figure out how to drive some external interface.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top