physical verification

Thread starter pratap_v
Start date Mar 23, 2007

Status: Not open for further replies.

Mar 23, 2007

pratap_v

Member level 4

I want to know how actullay the physical verifiaction is done by the tool.Can anyone share physical verification(DRC/LVS) material regarding this please.
Thanks in advace.

Status: Not open for further replies.

Similar threads

M
Verilog/VHDL Verification Assistant
- Started by MrCiffa
- Mar 24, 2024
- Replies: 9
ASIC Design Methodologies and Tools (Digital)
R
What is TCD cell in ASIC Physical Design?
- Started by Rashiba
- Oct 15, 2023
- Replies: 5
ASIC Design Methodologies and Tools (Digital)
A
Post layout and routing Cadence innovus verification
- Started by Abhi.ranjan
- Apr 26, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
X
Verification Asynchronous FIFO
- Started by xIce
- Jan 13, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
M
How to learn industry standard tools for Physical Design?
- Started by mr_monster
- Apr 5, 2022
- Replies: 7
ASIC Design Methodologies and Tools (Digital)

physical verification

pratap_v

Member level 4

Similar threads

Privacy & Transparency

Privacy & Transparency