physical verification scripts

Thread starter research235
Start date Aug 2, 2007

Status: Not open for further replies.

Aug 2, 2007

research235

Full Member level 6

verification scripts

Hello all

Could some one please provide me with some sample tcl scripts for DRC LVS and antenna checking using mentor calibre for latest technologies.

Thanks a lot in advance

Suresh

Status: Not open for further replies.

Similar threads

M
Verilog/VHDL Verification Assistant
- Started by MrCiffa
- Mar 24, 2024
- Replies: 9
ASIC Design Methodologies and Tools (Digital)
R
What is TCD cell in ASIC Physical Design?
- Started by Rashiba
- Oct 15, 2023
- Replies: 5
ASIC Design Methodologies and Tools (Digital)
A
Post layout and routing Cadence innovus verification
- Started by Abhi.ranjan
- Apr 26, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
X
Verification Asynchronous FIFO
- Started by xIce
- Jan 13, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
U
Why are Synopsys Fusion Compiler reference methodology scripts fail on a single module verilog: Design has no site rows or site arrays.
- Started by unixdaemon
- Feb 18, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)

physical verification scripts

research235

Full Member level 6

Similar threads

Privacy & Transparency

Privacy & Transparency