Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PHY interface of USB 2.0 core

Status
Not open for further replies.

jenardo

Newbie level 6
Joined
Jul 11, 2006
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Egypt
Activity points
1,378
Hi all,
In case of implementing a USB 2.0 core, I wanted to ask about its PHY interface.

1) Is it possible to output D+ and D- directly from the FPGA ?
2) or is some kind of transceiver in between needed to convert high and low voltages to a differential one ?
3) What is an UTMI interface ? and where exactly is it located in a design ?

Thanks
 

alzomor

Advanced Member level 2
Joined
Jun 9, 2005
Messages
678
Helped
39
Reputation
78
Reaction score
8
Trophy points
1,298
Location
Cairo
Activity points
6,418
Re: USB 2.0 core

Hi,

You need 1st to check USB2.0 specifications @
https://www.usb.org/developers

If you could meet the Phy specs @ D+ & D- using your FPGA , so you can use it for direct connection , but I don't think it's possible.

all designs use a PHY interface layer which is UTMI or ULPI.

Regarding the UTMI you can think of ULPI also which is simpler.

UTMI is USB 2.0 transceiver macrocell Interface.
and ULPI is a low Low PIN Interface version of UTMI.

Salam
Hossam Alzomor
www(dot)i-g(dot)org
 

    V

    Points: 2
    Helpful Answer Positive Rating

verma.ind

Junior Member level 2
Joined
Mar 5, 2007
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,416
Re: USB 2.0 core

For what purpose we will use chirp counter in USB2.0 core? Can any body help me?

Thanks
 

gck

Full Member level 3
Joined
Oct 17, 2006
Messages
173
Helped
26
Reputation
52
Reaction score
19
Trophy points
1,298
Activity points
2,220
Re: USB 2.0 core

making D+ and D- sonnection by FPGA is not possible, for that i.e PHY layer chips are avilable u need to interface ur core with that.
 

qasmi

Member level 3
Joined
Apr 24, 2004
Messages
59
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
406
USB 2.0 core

Is there any controller IC that interfaces with the PHY Layer Chip or USB Transceiver, instead of implementing the core in FPGA?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top