phase noise or jitter of pll with frequency divider

Status
Not open for further replies.
H

hanikapa

Member level 4
Joined
Feb 6, 2015
Messages
71
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
510
Hi,
I am designing a phase locked loop with 100MHz reference frequency in cadence spectre. The VCO frequency is 2GHz. I need to obtain the phase noise or jitter of the whole pll. I will appreciate that, If anybody can help me
 

you can run pnoise analysis from ADE L of virtuoso.
 

kenambo said:
you can run pnoise analysis from ADE L of virtuoso.
Click to expand...

I did it for vco pnoise before. Run pss and then pnoise but for the whole pll it does not converge
 

Actually phase noise is a characteristic of VCO .. and other than VCO all other circuits are DIGITAL only.. so i think it is ok to calculate for VCO only...
 

It's essentially a system simulation problem because simulating it on transistor based is pretty difficult.
If you know PN behaviour of each PLL block, you can simulate them in a system simulator even in MatLab.
 

BigBoss said:
It's essentially a system simulation problem because simulating it on transistor based is pretty difficult.
If you know PN behaviour of each PLL block, you can simulate them in a system simulator even in MatLab.
Click to expand...

Hi,
1) by PN behaviour do you mean periodic noise behavior ?
2) Can you please refer me to link which details on how to do it with Matlab. Baisc transfer function simulations are possible with matlab but how do you include cyclo-stationarity of noise?
Thanks !
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…