Phase margin plot of LDO

Status
Not open for further replies.
No, distance from 0 degree. Your phase plot starts at 180 degree (negative feedback) and decreases monotonously. When it crosses the 0 degree with magnitude >= 0 dB, the feedback circuit is unstable according to Bode stability criterion.
 

    promach

    Points: 2
    Helpful Answer Positive Rating
Without output load capacitor, CL as a dominant pole, the phase margin is still quite close to 0 degree.

I tried to adjust the values of miller capacitors C1 and C2, but phase margin is still not doing any better.

Any advice ?
 

The phase margin test circuit (middlebrook method) that I am using now is still incorrect.
I have not included the test current injection to be included in the middlebrook AC analysis (loop gain and phase margin)

See https://github.com/Ribster/LTSpice/issues/1 and equation 5 inside Comparative Analysis of Simulation-Based Methods for Deriving the Phase- and Gain-Margins of Feedback Circuits With Op-Amps for more context

I have also attached a zip file containing various AC analysis methods in this post.
 

Attachments

  • AC_analysis_methods.zip
    28.7 MB · Views: 83

The phase margin test circuit (middlebrook method) that I am using now is still incorrect.
I have not included the test current injection to be included in the middlebrook AC analysis (loop gain and phase margin)
Disagreed. Referring to your latest test circuit in post #13, Middlebrooks method is applied correctly, except for a wrongly calculated loop gain which should be Vfeedback/Vfb rather than Vout/Vfb. The complete Middlebrook circuit must be applied, if Vfb is significantly loaded, which is obviously not the case here.

Problem of this circuit isn't wrong loop gain analysis but unsuitable amplifier topology with excessive poles in the first stage.
 

    promach

    Points: 2
    Helpful Answer Positive Rating
Middlebrooks method is applied correctly, except for a wrongly calculated loop gain which should be Vfeedback/Vfb rather than Vout/Vfb.

Why Vfeedback/Vfb ?


The complete Middlebrook circuit must be applied, if Vfb is significantly loaded

Why so ?
 

Why Vfeedback/Vfb ?
Because you wan't to measure loop gain, read Middlebrook method explanations or compare the #13 schematic with the Middlebrook circuits you have posted in your other thread. For the voltage injection method, loop gain is the ratio of voltages measured at both sides of the injection source.
Your posts give the impression that have thoroughly read about loop gain measurement methods. It seems to me however that you still have problems to grasp the basic idea behind it. To quote the original paper R. D. Middlebrook, Measurement of loop gain in feedback systems:

Fortunately, in a circuit like yours where Z1 is a MOSFET gate terminal, Z1>>Z2 can be easily fulfilled in the low and medium frequency range. Hence voltage injection gives the correct loop gain.
 

    promach

    Points: 2
    Helpful Answer Positive Rating
Problem of this circuit isn't wrong loop gain analysis but unsuitable amplifier topology with excessive poles in the first stage.

Which exact mosfet or circuit node in the first stage contributes to excessive poles ?


Middlebrooks method is applied correctly, except for a wrongly calculated loop gain which should be Vfeedback/Vfb rather than Vout/Vfb.

However, I do not know why LTSpice does not allow the syntax "v(Vfeedback)/v(Vfb)" to be used ?
 


I don't see zeros but a relative low frequent pole in the input stage resulting in insufficient phase margin. Reason is the low current mirror transistors M11 and M17.

What do you exactly mean by low current mirror transistors ?


LTSpice does not allow the syntax "V(Vfeedback)/V(Vfb)" to be used

LTspice only have I(Vfeedback), but no V(Vfeedback)

 

What do you exactly mean by low current mirror transistors ?
Look at the bias current e.g. of M11 compared to M12. I presume it's not intentionally that low.

O.K. the node name at the right side of the injection source is N015 rather than Vfeedback. Sorry for confusion.
 

    promach

    Points: 2
    Helpful Answer Positive Rating
If I make M11, M12, M16 and M17 to have the same m=8 , then see the following bode waveform :

However, this comes at a trade-off of a much larger load regulation spike (800mV) in Vout

 

If I make M11, M12, M16 and M17 to have the same m=8 , then see the following bode waveform :
M11/M17 bias current becomes even smaller then.

Unfortunately I'm not occupied with analog IC design and have no specific suggestion to fix the circuit. Just looked at stage frequency reponses and how they contribute to overall loop gain.
 



impedance Z1 looking forward around the loop is much greater than the impedance Z2 looking backward, so that Vy, approximates the voltage of an ideal voltage generator, as required for the model of Fig. 2 (a) to be valid.

How are Z1 and Z2 related to ideal voltage generator ?




 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…