Hello Everyone, I want to do the performance analysis of flip-flop with different data activity i.e at 0%,25%,50% and 100%. what should be the data input and clock input for flip-flop.
Not clear what exactly do you mean by that, but as a general answer to this somewhat general question, the testbench/stimulus format entries depends either on the language or tool that you're using for that simulation, as well as the result would mainly depends on the technology of the manufacturer standard cells.
Sir,
I have designed a d flip-flop in cadence virtuoso tool. In many papers i have seen that they have calculated the power dissipation at different data activity rate. I want to know what it that data activty rate. If i want to calculate the power dissipation at 50% data activiity. then how to give clock and data input. May be now u will get my quest. Sorry for inconvenience.