Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

OVM/UVM verification methodology

Status
Not open for further replies.

sunidrak

Full Member level 1
Joined
Apr 12, 2012
Messages
97
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
Bengaluru, India
Activity points
1,738
hi

Can anybody post a simple example describing verification of any basic module DUT using OVM or UVM?
Like Verification of D fliflop using OVM or UVM methodology? And I know SV very well and its OOPS concepts also.

Thanking You in advance it will be a great favour
 

Thanks for your reply . . . but that is some Wat confusion . . would you please post any other example??

plz plz
 

Thanks for your reply . . . but that is some Wat confusion . . would you please post any other example??

plz plz
There are dozens of other examples in the cookbook section of the Verification Academy. And there are many other tutorials on-line.
To show a UVM testbench for a DFF would miss the point of the UVM. It would be like trying to demonstrate how a jackhammer works by trying to split a vitamin pill in half with it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top