Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

override internal signals in virtuoso schematic editor

Status
Not open for further replies.

spigeld

Newbie level 3
Joined
Jul 4, 2012
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,303
Hi
i have an hierarchical RTL design placed inside my circuit.
the design has an internal block that i need to force signals upon
is there a way to connect a wire into another wire that is located within an hierarchical block?

Thanks
 

You could insert a vdc source with 0 volts, or a 0Ω resistor, and connect your signal to it.
 
Last edited:

If you name that net as a global (e.g. mustPokeNet!
rather than mustPokeNet) you can attach "stuff" to
it from any level of hierarchy. At least, in analog schematic
based simulations; I believe you ought to be able to make
that net a global in HDL circuit descriptions as well, but
know nothing about RTL design approaches.

Now this would be bad news if you use more than one
of these blocks, of course.

A design which requires external access to non-accessible
nodes, is bad news. You'll pay for it in production, if it
ever gets that far (more likely, stuck in test / debug hell).
But perhaps this is only for purposes of analysis, not
purposes of design closure.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top