Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

output port with clock

Status
Not open for further replies.
H

hossam abdo

Full Member level 2
Joined
Mar 13, 2011
Messages
123
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Location
Alexandria, Egypt, Egypt
Activity points
2,075
in vhdl code
i want to out certain output at the same port with each rising edge of clock
but this can't be synthesized.
what can i do?!
thanks
 

V

vivek_p

Advanced Member level 4
Joined
Feb 16, 2010
Messages
115
Helped
10
Reputation
24
Reaction score
9
Trophy points
1,298
Activity points
2,009
Can you please elaborate your issue
 

Status
Not open for further replies.

Similar threads

N
Warning: vsim-3106 Port type is incompatible with connection (port 'clock')
Replies
1
Views
4K
dave_59
D
S
What to do with the unconnected port(input or output)?
Replies
9
Views
7K
iwpia50s
I
S
clock port high transition
Replies
0
Views
814
sos...
S
R
Problem with one clock cycle delay of Sscan D Flip Flop output
Replies
5
Views
3K
rinaishlene
R
H
Output CLOCK signal in DFT question
Replies
4
Views
1K
horzonbluz
H

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top