Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Opinions on Cadence ELC performance for IO/Std cell characterization

Status
Not open for further replies.

Chethan

Full Member level 3
Joined
Jul 11, 2005
Messages
171
Helped
20
Reputation
40
Reaction score
12
Trophy points
1,298
Location
Bangalore
Activity points
2,837
Hi All,

Has anybody used Cadence ELC for IO/Std cell characterization. How is the tool when compared to industry standard tools like Altos?

Thanks,
 

Re: Cadence ELC

ELC is hard for personal research. need spice model from foundry!
 

Halo Chethan,

I hope you are still subscribed to this post. Have you ever managed to use Cadence ELC? And how did you find it. We have created a new standard cell library and would like to characterise it. How would one obtain the SPICE subcircuit and model files that are required by the tool?

Thank you!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top