Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Opinion regarding Layout detail

Status
Not open for further replies.

AMSA84

Advanced Member level 2
Advanced Member level 2
Joined
Aug 24, 2010
Messages
577
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
Iberian Peninsula
Visit site
Activity points
6,178
Hi guys, I'd like to ask you, who might be more experienced in layout, which of those two ways to connect the drain and gate of a mosfet (for an inverter chain) is more advisable:

layout_detail.png

Orange or White?

Regards.
 

Hi

The difference I see between orange and white if I understand well, is the number of vias.

Increasing the number of vias will decrease the parasitic series resistance that the via present. In some technos, you can have very high vias resistance so this might be a good idea. At least I don't see any counterparts
 

Thanks for the reply chris. I should have been more clear. What I meant was the way that the connections are done (not the number of vias).

Thanks.
 

Hi

I am not sure that the layout on the right is correct, as it seems there might be a short between drain and source of the transistor.

Is this what you are asking? Otherwise I am getting a little bit confused on what you are looking for...
 

Chris, with all respect, how can you say that they are shorted? It is an inverter. The drain of the PMOS AMD the drain of the NMOS are the only metals shorted.
 

Do not consider myself knowledgeable on the subject despite having studied ASIC design many years ago and it is clear the pattern of field effect transistors there, but I think it would help if you put the legend of colors of both metal and positive/negative polysilicon layers - unless that is standardized.
 

well first point is its always better to have an even fold, this will have matching better (I know its not important in an inverter, just good practice, if you needed to increase the strength or add in dummy devices)
 

What do you want from this inverter? If it's fast risetime
then minimizing poly length (Rg) is a good idea, favor the
"orange" (or maybe even contact both ends) style.

But making edges that don't need to be fast, faster
doesn't buy you a lot besides trouble of various sorts
(EMI, supply bounce, etc.).

Is this a problem that really deserves a lot of thought?
 

Yeah, I want fast risetime and falltime. However, if I adopt the orange style, the poly width of the mosfets will be larger. Isn't bad?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top