Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Number of flops for a reset Synchronizer

Status
Not open for further replies.
AdvaRes

AdvaRes

Advanced Member level 4
Joined
Feb 14, 2008
Messages
1,163
Helped
113
Reputation
220
Reaction score
51
Trophy points
1,328
Location
At home
Activity points
7,442
Hi members,
A reset signal operating at 15MHz has to cross another clock domain 250MHZ. I have to use a synchronizer for CDC in order to avoid Metastability. I used for that the tree DFF synchronizer shown in this figure.
Will it be safe or It's better to use additional DFF to improve safety ?
How to decide the number of flops in that case ?
Thanks in advance.
 

Thanks ljxpjpjljx for your reply,
Can you justify it ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top