Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

nmos G/S/B connected to gnd

Status
Not open for further replies.

yann_sun

Member level 1
Joined
Jul 17, 2006
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,529
Hi all,
I've seen a nmos whose G/S/B are all connected together to gnd.
What is that used for?
Thanks.
 

Either a dummy transistor to provide continuous environment for transistors to be matched,
or a spare transistor for optional use in a possible redesign, usually recognizable by its gate & drain connections brought to top (or second to top) metal layer and only there connected to GND.
 
Last edited:
  • Like
Reactions: butchi

    butchi

    Points: 2
    Helpful Answer Positive Rating
When you connect G/S/B of NMOS to gnd, it will act like capacitor.
 
  • Like
Reactions: butchi

    butchi

    Points: 2
    Helpful Answer Positive Rating
Hi to all......
When the four terminals(D,G,S,B) of MOS(both NMOS & PMOS),it will acts as adummy.These dummies are useful in MOS layout matching concept which will protect active MOSFETs from etching during fabrication.Normally dummies are kept at edges of matced MOSFETs.

Sometimes MOSFET can be used as capacitor in which three terminals(D,S,B) connected with one potential and the remaining one terminal(G) is connected with another potential.

- - - Updated - - -

Hi to all......
When the four terminals(D,G,S,B) of MOS(both NMOS & PMOS),it will acts as adummy.These dummies are useful in MOS layout matching concept which will protect active MOSFETs from etching during fabrication.Normally dummies are kept at edges of matced MOSFETs.

Sometimes MOSFET can be used as capacitor in which three terminals(D,S,B) connected with one potential and the remaining one terminal(G) is connected with another potential.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top