Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Negative timing check annotation problem

Status
Not open for further replies.

sivasankar

Newbie level 6
Joined
Jan 5, 2004
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
121
negative timing check

Hi,
I am working Netlist simulation on .13um TSMC library. While loading the design modelsim say that "negative check specify delay to zero"
How will I inform the tool to annotate negative delays. I am not using +no_ngchk option. So unless otherwise we specify, it should annotate negative delays aswell.

In library I found "`ifdef NTC" what is this "NTC" define for?

If anyone could help me out, would be great.
Thanks
Siva
 

jarodz

Full Member level 1
Joined
Mar 12, 2005
Messages
96
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,288
Location
Taiwan
Activity points
2,147
negative timing checks

To run with negative timing check must need the simulator support and the library model writen with negative timing support style. I had saw the artisan TSMC 018um library isnt writen with negative timing check support style.

Sincerely,
Jarod
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top