Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
From my little ignorance..You can't say negative holdtime is a insuffecient parameter but it still have good use like allowing to change the state for a further instance even after a clock edge..like so..but the fact the verilog compilers in especially big guns still have a confusing picture about the convergence of edges..
The link below is the best thing I can offer to see what it actually holds the story.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
