Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Negative HOLD timing check in SDF file

Status
Not open for further replies.

sisari

Junior Member level 3
Joined
Sep 3, 2001
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
122
sdf negative timing

After synthesizing a VHDL design with Synopsys DC I get negative values
in the SDF file for HOLD check of the FFs . I am doing simulations with Modelsim and the simulator uses those negative HOLD values by substracting them from the setup time ( If i deliberately make a setup violation closer to the clock edge the simulator does not report any error ).

Anyone can make me understand what neagtive values for the HOLD are intended for ?
Thanks!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top