Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Need help with module simulation using ModelSim

Status
Not open for further replies.

hoangthanhtung

Full Member level 3
Joined
Apr 23, 2004
Messages
151
Helped
5
Reputation
10
Reaction score
4
Trophy points
1,298
Activity points
1,362
Simulation with Verilog

I have a module based on Verilog. I also have input/output data files in term text file. Theyt contain signed integers and is generated by Matlab.

I want to Simulation my module by using ModelSim like as

- Read input file correspond with clock signal as a testbench signal
- Simulation by using my module
- Write output of my module to other file (in term of text file)

Is there anybody who can help me ! If you have any example that mention in my problem, could you send to my by email

httung@asic.korea.ac.kr

Thank in advance
 

jcchan

Member level 1
Joined
Apr 28, 2005
Messages
33
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,569
Re: Simulation with Verilog

The output text file you can use printf ("%h %h ",var1, var2);
 

vivek

Member level 4
Joined
May 19, 2005
Messages
69
Helped
10
Reputation
20
Reaction score
1
Trophy points
1,288
Activity points
2,040
Re: Simulation with Verilog

u seem to need file i/o in verilog. This can be done by file i/o commands like fprintf and fscanf in verilog. Refer verilog HDL by Samir palnitkar, u will get a good idea how to do it.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top