Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Need help regarding NIOS

Status
Not open for further replies.

abhimanyu26

Newbie level 3
Newbie level 3
Joined
Dec 24, 2013
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
22
I am a beginner with NIOS and have little knowledge about C and making application.

I need to know about on chip memory and why it is used.

Also need help as how to approach to make an application.

Thanks
 

The onchip memory is faster.
You should find a tutorial for your development board, and follow it from start to end.
There are a lot of steps involved.
When the tutorial project works you can modify it to suit your needs.
 

thanks for ur reply. but i have done the address mapping but am getting overlapping error issues. I am encountering an error that JTAG debug module overlaps onchip memory.

I have taken 20 KB on chip memory and have assigned onchip memory as 0x0000 - 0x4FFF
and JTAG debug Module as 0x5000 - 0x57FF. But encountering the following error as mentioned below.

""" Error: System.nios2_qsys_0.data_master: nios2_qsys_0.jtag_debug_module (0x5000..0x57ff) overlaps onchip_memory2_0.s1 (0x0..0x7fff) """
""" Error: System.nios2_qsys_0.instruction_master: nios2_qsys_0.jtag_debug_module (0x5000..0x57ff) overlaps onchip_memory2_0.s1 (0x0..0x7fff) """

and want to know what is reset vector exception and exception vector memory

Thanks
 

I am confused about reset memory vector and exception memory vector. Can anyone please clarify what exactly are both these thing????

Thanks
Abhimanyu
 

thanks for ur reply. but i have done the address mapping but am getting overlapping error issues. I am encountering an error that JTAG debug module overlaps onchip memory.

I have taken 20 KB on chip memory and have assigned onchip memory as 0x0000 - 0x4FFF
and JTAG debug Module as 0x5000 - 0x57FF. But encountering the following error as mentioned below.

""" Error: System.nios2_qsys_0.data_master: nios2_qsys_0.jtag_debug_module (0x5000..0x57ff) overlaps onchip_memory2_0.s1 (0x0..0x7fff) """
""" Error: System.nios2_qsys_0.instruction_master: nios2_qsys_0.jtag_debug_module (0x5000..0x57ff) overlaps onchip_memory2_0.s1 (0x0..0x7fff) """

and want to know what is reset vector exception and exception vector memory

Thanks

i guess when you have a ram it uses it's entire memory space 2^15 = 32k so 0x4fff is rounded up to 7fff.
try map your jtag debug module to 0x8000
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top