Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

I need help in systemverilog

dfgt

Newbie
Joined
Nov 29, 2022
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
19
I am using Zybo, I assign "SI" to write to a button, when I press it, all the data is filled the same, it does not give me time to collect one data and another. So, once I press "SI" the DIR led turns off and the "DOR" led turns on and the "SO" button reads only one data.
How can I Improve my syntax?

Code:
module fifito(
        input logic clk,
        input logic MR, //RESET
        input logic [3:0]D, //DATA IN
        input logic SO,//read
        input logic SI, //write
//        input logic TSC,
        output logic [3:0]Q, // DATA OUT
        output logic DIR,//Empty
        output logic DOR //Full
    );
    logic [15:0][3:0]buffer;
    logic [3:0] SO_ptr,SI_ptr;
    logic [15:0] estado;
   
    assign     DIR = (estado == 0);
    assign     DOR = (estado == 15);
   
    always@(posedge clk or posedge MR)
    begin
        if (MR)
        begin
            Q <= 0;
            buffer <= 0;
            estado <= 0;
            SO_ptr <= 0;
            SI_ptr <= 0;
        end
        else
        begin
        Q <= Q;
        buffer[SI_ptr] <= buffer[SI_ptr];
        SO_ptr <= SO_ptr;
        SI_ptr <= SI_ptr;
        if (SO && !DIR)
        begin
            Q <= buffer [SO_ptr][3:0];
            estado [SO_ptr] <= 1'b0;
            SO_ptr <= SO_ptr + 1;
        end
        else if (SI && !DOR)
        begin
            buffer [SI_ptr] <= {D};
            estado [SI_ptr] <= 1'b1;
            SI_ptr <= SI_ptr + 1;
        end
    end
end
endmodule

module div(input logic clk, MR,
           output logic clk1);
           reg [125:0] count;
           always_ff @(posedge clk)
           count <= count + 1;
           assign clk1 = count[125];
endmodule
 
Last edited by a moderator:

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
50,776
Helped
14,599
Reputation
29,473
Reaction score
13,676
Trophy points
1,393
Location
Bochum, Germany
Activity points
290,799
I take a look at your clock "divider". The clock period is something like 10^22 years with 50 MHz input clock, if synthesized correctly. But fortunately you don't need to wait til eternity because clk1 isn't yet used.

Using buttons to set SI and SO simply doesn't work without debouncing logic and generating a single clock wide pulse per button press. Better test your design in a simulator.
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top