Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Need for Built-In Self-Test for FPGA code VHDL

Status
Not open for further replies.

lahrach

Full Member level 3
Joined
Feb 6, 2009
Messages
170
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,285
Hi friends,

I search vhdl code for BIST dedicated to test FPGA

Is there somme documents or tips!

regards!
 

lahrach,

Far as I know, BIST is mainly used on ASIC's. What is it you wish to test for once your FPGA is loaded and running?
Or do you wish to test RAMs before letting the application run? Usually BIST is used on RAMs in ASIC's.

A BIST circuit is usually just a write/read sequence to test that the bits in the RAM all work. BIST can be aplied to logic as well, but there needs to be a way to read the results and confirm correctness. Much of logic of a device is tested in the fab through JTAG chains.

Sckoarn
 

Sckoarn,

Thank you for these explanation , I ask if you have some detailled documents about BIST

best regards,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top