NC verilog schematic to verilog

jiminization · Sep 27, 2018

I am using the Virtuoso NC-Verilog to convert my schematic to a verilog netlist. However, some of my instance name were renamed.
It uses the prefix "Inst_" instead of the name in the schematic. This causes some errors when I apply the sdf in this netlist.
How can I retain the name in the schematic? Thank you

ThisIsNotSam · Sep 28, 2018

jiminization said:
I am using the Virtuoso NC-Verilog to convert my schematic to a verilog netlist. However, some of my instance name were renamed.
It uses the prefix "Inst_" instead of the name in the schematic. This causes some errors when I apply the sdf in this netlist.
How can I retain the name in the schematic? Thank you

You can always rely on an external tool to do a search and replace, perhaps with regex even.

NC verilog schematic to verilog

jiminization

Newbie level 6

ThisIsNotSam

Advanced Member level 5

Similar threads

NC verilog schematic to verilog

jiminization

Newbie level 6

ThisIsNotSam

Advanced Member level 5

Similar threads

Privacy & Transparency

Privacy & Transparency