Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Multisim Help - Memory exercise

Status
Not open for further replies.
T

toddmarg

Newbie level 1
Joined
Dec 8, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,285
I'm new to circuits and multisim and I'd appreciate some guidance with the following: Design a 8 x 4-bit word memory with both addressing and data I/O capability. Use latches or flip-flops but show the gate level detail of one memory cell.

Thanks!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top