Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

About memory chip architecture

Status
Not open for further replies.
T

tale2003

Newbie
Joined
Feb 27, 2023
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
Can you please clarify the role of SL in the memory architecture of neuromorphic devices? I'm confused about whether the term 'source' refers to the source of the transistor or the source of energy. Also, what is the function of the register connected to each SL/BL driver?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top