Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I doubt you can use a very large capacitor for very long delays due to leakage. Is this really an IC design question? I would suggest a counter to increase the time. I think there are some long time monostable type circuits which include a clock and counter in one IC.
It isnt a timer delay design.Its a charge storage for 24VDC/50Amp load converter.
However , when the input power goes OFF,the output needs to be present for almost 12secs to prevent alarm protection.
You don't say what the circuit has to power, but there are very large capacitors available - 0.1F to many 10s of Farads but they may not be the most cost effective solution, or suitable in your case. If you cannot reduce the current consumption of the circuit that needs to be held up for 12s then you could simply use a 100,000uF capacitor. If you cannot find one then just find the biggest you can and solder several in parallel. Another option is to use a small rechargable battery.
Keith needs to be held up for 12s then you could simply use a 100,000uF capacitor. If you cannot find one then just find the biggest you can and solder several in parallel. Another option is to use a small rechargable battery.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.