Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

MT9M034 single frame mode

Status
Not open for further replies.

jasonj

Newbie level 1
Newbie level 1
Joined
Mar 11, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
Hi, is there anyone who knows about the MT9M024/034 CMOS sensor's single frame mode?
I have tried to control the TRIG pin with GPI_EN=0 or GPI_EN=1, without success.

If I set GPI_EN=0, the CMOS sensor works and image data will be output in stream. no matter the TRIG pin's input.

If I set GPI_EN=1, no matter what the TRIG input, the sensor will not output image data.

Anyone can help? Thanks in advance.

Here is what the data sheet said about the single frame mode
The single-frame mode operates similar to the video mode. It also scans the rows of the
sensor twice, first to reset the rows and second to read the rows. Unlike video mode
where a continuous stream of images are output from the image sensor, the single-frame
mode outputs a single frame in response to a high state placed on the TRIGGER input
pin. As long as the TRIGGER pin is held in a high state, new images will be read out. After
the TRIGGER pin is returned to a low state, the image sensor will not output any new
images and will wait for the next high state on the TRIGGER pin.
The TRIGGER pin state is detected during the vertical blanking period (i.e. the FV signal
is low). The pin is level sensitive rather than edge sensitive. As such, image integration
will only begin when the sensor detects that the TRIGGER pin has been held high for 3
consecutive clock cycles. If the trigger signal is applied to multiple sensors at the same
time, the single frame output of the sensors will be synchronized to within 1 PIXCLK if is
PLL disabled or 2 PIXCLKs if PLL is enabled.
During integration time of single-frame mode and video mode, the FLASH output pin is
at high.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top