[Moved] Sub threshold leakage

Status
Not open for further replies.
S

surajkashyap

Newbie level 6
Joined
Jul 17, 2015
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
79
Hi all,

Can someone explain how sub threshold leakage happens physically. Even when the voltage is zero, there is some amount of Ioff current, hows it possible?

Thank you
 

When Vgs is zero, there is no channel formed. When there is some potential difference across drain and source, the psub (in case of NMOS and nwell in case of PMOS) just conducts or leaks some charges depending on its conductivity or doping. It just acts as a very high resistance.
 

Hi,
Hope u know how the channel is formed in the transistor with applying gate voltage.Lets take a NMOS when u go on increasing the gate voltage more and more electrons start accumulating below the gate.So at very low voltages also there are small number of electrons present which make the reason for subthreshold current which is the reason for leakages.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…