Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[Moved] Sub threshold leakage

Status
Not open for further replies.

surajkashyap

Newbie level 6
Joined
Jul 17, 2015
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
79
Hi all,

Can someone explain how sub threshold leakage happens physically. Even when the voltage is zero, there is some amount of Ioff current, hows it possible?

Thank you
 

AMS012

Full Member level 3
Joined
Oct 29, 2012
Messages
162
Helped
36
Reputation
72
Reaction score
37
Trophy points
1,308
Location
India
Activity points
2,185
When Vgs is zero, there is no channel formed. When there is some potential difference across drain and source, the psub (in case of NMOS and nwell in case of PMOS) just conducts or leaks some charges depending on its conductivity or doping. It just acts as a very high resistance.
 

Anand Cool B

Member level 2
Joined
Jan 13, 2014
Messages
47
Helped
7
Reputation
14
Reaction score
7
Trophy points
8
Activity points
293
Hi,
Hope u know how the channel is formed in the transistor with applying gate voltage.Lets take a NMOS when u go on increasing the gate voltage more and more electrons start accumulating below the gate.So at very low voltages also there are small number of electrons present which make the reason for subthreshold current which is the reason for leakages.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top