[Moved] Setting design constraints in Cadence

Status
Not open for further replies.

envyh123

Newbie level 3
Joined
Mar 25, 2015
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
30
I need somehelp to set design constraints ( on timing, capacitance ,area etc). I have written a constraints.g file and i am reading it using read_sdc command in cadence encounter( RTL compiler) . Can someone suggest me the commands that need to be written to set these constraints.
 

Attachments

  • constraint.PNG
    14.4 KB · Views: 99

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…