Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[Moved]: pMOS as ESD protection device

Status
Not open for further replies.

junsik

Junior Member level 2
Joined
Feb 17, 2015
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
207
Hi i'm Junsik.
I am studying about ESD protection device.

Gate-Grounded NMOS (GGNMOS) is generally used as ESD protection device.
It is connected between I/O pad and ground side.
I think another ESD protection device at the power side should be needed.

As a power side ESD protection device, 'Gate-Power-PMOS' can be used?
I can't find about any pMOS as an ESD protection device.
If not, what is the general pair of GGNMOS as a ESD protection circuit?

Thank you.!
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,686
Reputation
5,352
Reaction score
2,284
Trophy points
1,393
Location
Germany
Activity points
44,153
Re: pMOS as ESD protection device

I think another ESD protection device at the power side should be needed.

As a power side ESD protection device, 'Gate-Power-PMOS' can be used?
ESD protection is necessary and effective during handling of the IC, when there is no power supply connected. So it doesn't matter if the protection works into GND or VDD - these are connected via junctions.

Actually a PMOS could be used as well as an NMOS; for the same low resistance (or effectiveness), however, a PMOS needs at least twice the area as an NMOS (for charge carriers' mobility reason).
 
  • Like
Reactions: junsik

    junsik

    points: 2
    Helpful Answer Positive Rating

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
6,915
Helped
2,025
Reputation
4,054
Reaction score
1,865
Trophy points
1,393
Location
USA
Activity points
55,374
My experience is that PMOS devices do not have (or have
as good) the snapback characteristic which makes NMOS
GG clamps effective. I've tried it out. What I got was ESD
"clamps" which gate-ox-ruptured, i.e. not able to even
protect themselves let alone others.

Now, you might get somewhere with a switched-gate
clamp, but conduction density is not your friend.

I do like the GG NMOS clamp (when properly tuned for
snapback in ESD, but holding voltage deterministically
greater than abs max supply rating) for its simplicity.
Perhaps you can find a way to use it, I made many
circuits with GG NMOS both on supply and signal pins
(I prefer star protection to dual ring plus core clamp).
 
  • Like
Reactions: junsik

    junsik

    points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top