Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[Moved]: dynamic comparator simulation problem

Thread starter Arrowspace
Start date Jun 23, 2015

Status: Not open for further replies.

Jun 23, 2015

#1

A

Arrowspace

Banned

Full Member level 3

I am trying to simulate dynamic comparator in Candence, but getting working result I have attached circuit and result, can any one tell me where I am getting wrong.

https://obrazki.elektroda.pl/1161234900_1435072225.jpg
https://obrazki.elektroda.pl/4312957700_1435072227.jpg

Status: Not open for further replies.

Similar threads

Y
transistor limiting current on the output load problem in simulation
- Started by yefj
- Oct 29, 2024
- Replies: 1
Analog Circuit Design
G
Mosfet and IGBT dynamic test
- Started by Gaber Mohamed Boraey
- Jul 2, 2024
- Replies: 11
Analog Circuit Design
Y
TLV1811 comparator setting into push pull mode
- Started by yefj
- Oct 6, 2024
- Replies: 7
Analog Circuit Design
S
Dynamic Element matching（DEM）- how to estimate and simulate it?
- Started by sprite_emi
- Oct 12, 2024
- Replies: 1
Analog Circuit Design
H
Simetrix simulation
- Started by houly75
- Saturday at 10:13 PM
- Replies: 0
Analog Circuit Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top