[moved] Converting a Verilog-A module to a PSpice netlist model

[Manolis Grifoman]

Hello! I am new to PSpice. I want to simulate a circuit in PSpice but the model I have in my disposal, is a Verilog-A file. How can I make a model in Cadence from this file? Or... Can I import this file into my PSpice netlist somehow? Thank you!

 

[mvaseem]

There is no direct way to translate verilog A to spice.
You need to use behavioral devices (E,F,G,H devices) and map the behavior from Verilog A to pspice.