Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[moved] clock tree synthesis (CTS) Run

Status
Not open for further replies.
M

Mahendra Kumar Jatav

Newbie level 6
Joined
Aug 3, 2015
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
89
Hi
When i am doing the CTS at the time when i generate the .ctstch then how should i decide that how many BUF DELA and INV add for CTS.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top