Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

MOS ladder for comparator

Status
Not open for further replies.

Fabien

Full Member level 1
Full Member level 1
Joined
May 22, 2011
Messages
96
Helped
10
Reputation
20
Reaction score
10
Trophy points
1,288
Location
Grenoble
Visit site
Activity points
2,025
Hi all,

I'm just wondering if it's possible to design a comparator with PMOS in saturation as ladder? The power consumption of the ladder can be quite low and the size of PMOS is smaller than Polyresistors.

This design seems to work, any suggestions?

Thanks
 

Attachments

  • Comparator.png
    Comparator.png
    19.6 KB · Views: 77

stability.pngOk, but after an AC analysis, the OpAmp seems to be stable (unconditionally).
And when I ran the simulation of the comparator with MOS ladder, it's working.

Is it wrong?

Thank you.
 

Attachments

  • comparator_tst.png
    comparator_tst.png
    13 KB · Views: 70

any op amp has to have a negative feedback for DC stability, so your AC sims will fine .... but DC feedback is a must for any op amp based designs. The above circuit will work in simulations but not in reality.
 

any op amp has to have a negative feedback for DC stability, so your AC sims will fine .... but DC feedback is a must for any op amp based designs. The above circuit will work in simulations but not in reality.

A well-compensated opAmp - as shown in the OP's ac analysis - doesn't need negative feedback for stability if used as a comparator. And DC feedback isn't necessary in this case, as the comparison input is well biased (Vref). Perhaps some positive feedback should be inserted to achieve a bit of hysteresis (could be verified with small input changes around Vref).

Otherwise I'd think the circuit will work fine - also on silicon.
 
Thank you both of you for your answers.

any op amp has to have a negative feedback for DC stability, so your AC sims will fine .... but DC feedback is a must for any op amp based designs. The above circuit will work in simulations but not in reality.

For sure, if the design is used as an amplifier, a negative feedback should be used.

... as the title and the original posting clearly tells and shows ;-)

The circuit actually needs 400mV of hysteresis. The main question is: MOS ladder vs resistor ladder. I've seen several comparator designs, every time designed with polyresistors. The silicon area is very huge (more than 20 000µm²) for Mohms resistors. The MOS ladder is very small and I ran some MC analysis, it seems to be quite accurate!
If it is a good way to do so, I'll use this design.

Thank you.
 

The MOS ladder is very small and I ran some MC analysis, it seems to be quite accurate!
If it is a good way to do so, I'll use this design.

Sure you can do this! Several times I've successfully used small W/L MOSFETs instead of high MOhm resistors. In your case you even don't have to mind about accuracy and temperature dependence. Just care for good layout matching of both transistors! Bonne réussite!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top