Monitering or Accessing an Internal Signal at Top Level

Mirzaaur · Feb 17, 2006

Hi all,

Please advise me about my problem:-

I am simulating top level (VHDL) , need to moniter an internal signal of component. IN my test bench I want to generate the test signal based on the value of that signal what should I do ?

I am using Aldec 7.

One way is to assign a (test) port to that signal and then moniter that port, but it cause a mess in design.

thanks in advance,

mirza

aji_vlsi · Feb 17, 2006

Mirzaaur said:
Hi all,

Please advise me about my problem:-

I am simulating top level (VHDL) , need to moniter an internal signal of component. IN my test bench I want to generate the test signal based on the value of that signal what should I do ?

I am using Aldec 7.

One way is to assign a (test) port to that signal and then moniter that port, but it cause a mess in design.

thanks in advance,

mirza

Hi,
You may be aware that VHDL language does NOT allow that per-se. Having said that many simulators allow that via special functions/procedures. Aldec has this feature named "SignalAgent", look for it in their doc. Also take a look at

www.noveldv.com/eda/probe.zip for a generic package that I wrote a while ago for this.

HTH
Ajeetha, CVC

Monitering or Accessing an Internal Signal at Top Level

Mirzaaur

Member level 2

aji_vlsi

Advanced Member level 2

Similar threads

Monitering or Accessing an Internal Signal at Top Level

Mirzaaur

Member level 2

aji_vlsi

Advanced Member level 2

Similar threads

Privacy & Transparency

Privacy & Transparency