Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

modelling pcb vias for

Status
Not open for further replies.
Joined
Oct 13, 2022
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
29
Hi,

I have designed a simple output driver that we will use to transmit our data from one chip to another. Between these 2 lie a number of PCB's, connectors and transmission lines. I have used the mtline to model the transmission lines, the connectors are represented by small resistances but I am not sure how to handle the vias (pcb vias, not the ones on silicon) best? I already have R, L and C values for the vias, so one would think that the jobs is done, but can one really just model the via as a R+L and a C to ground?

Regards

Ugur
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top