Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Modeling a on chip capacitor...

Status
Not open for further replies.

YiLi

Junior Member level 2
Joined
Feb 22, 2002
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
129
Dear all....

Can any one teach me, or show me some documents, to learn how to extract on chip capacitor model....and also the Q factor ...
(ex, if I have a measured S parameter form on chip capacitor...how can I use this to extract all the equivilent circuits?!)

Thanx!!


YiLi
 

Use ADS and introduce your S-parameters along with the circuit model for the capacitor. Simulate over your range of frequencies, and optimize for the two goals:

1) S11_measured - S11_calculated
2) S21_measured - S21_calculated

Of course you have the parameters in your circuit model as variables.

This will match the curves and at that point your capacitance will match the capacitance of the actual measured device.

Note that you might have multiple solutions to your problem since the solution is not uniquely defined.


/Dan
 

Q

um....I know this way to do it as well...
However, I am looking for a physical EXTRACTION....
by transfering the S parameters to Y and Z parameters and then set up the equivilent circuits...

who can show me the whole procedure...?!
and the equivilent circuit?!

Thanx any way...:)
 

A method to calculate in 0.35um.
 

Thanx la...

But, one more question...
Do you have this file in 0.25um ?!

We are doing this in 0.25um now...

Thanx.. 8O
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top